

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/623,243	07/17/2003	Ashish D. Alawani	0140111	2882
25700 75	90 06/13/2005		EXAMINER	
FARJAMI & FARJAMI LLP			LEVI, DAMEON E	
	6522 LA ALAMEDA AVENUE, SUITE 360 IISSION VIEJO, CA 92691		ART UNIT	PAPER NUMBER
			2841	
			DATE MAILED: 06/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/623,243	ALAWANI ET AL.			
Office Action Summary	Examiner	Art Unit			
	Dameon E. Levi	2841			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w. - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 05/23	3/2005 RCE.				
a) ☐ This action is FINAL . 2b) ☒ This action is non-final.					
3) Since this application is in condition for allowar closed in accordance with the practice under E					
Disposition of Claims					
4) Claim(s) <u>1,3-7,9-16 and 18-20</u> is/are pending in		·			
4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed.	vii irom consideration.				
6)⊠ Claim(s) <u>1,3-7,9-16 and 18-20</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	r election requirement.				
Application Papers		•			
9) The specification is objected to by the Examine	r. '	'			
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the	•				
Replacement drawing sheet(s) including the correct					
11) ☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)-(d) or (f).			
1. Certified copies of the priority documents	s have been received.				
2. Certified copies of the priority documents	s have been received in Applicati	ion No			
3. Copies of the certified copies of the prior	rity documents have been receive	ed in this National Stage			
application from the International Bureau					
* See the attached detailed Office action for a list	of the certified copies not receive	ed.			
Attachment(s) 1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)			
Notice of References Cited (PTO-992) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ate			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal F 6) Other:	Patent Application (PTO-152)			
aper racionman date	. J.				

Art Unit: 2841

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3-7, 9-16, and 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anderson et al US Patent 5969461 in view of Skipor et al US Patent 5720100

Regarding claim 1, Anderson et al discloses a module comprising:

a surface mount component situated over a laminate circuit board(for example, see elements 10,16, Figs 1-3) the surface mount component comprising a first terminal and a second terminal(for example, see elements 20, Figs 1-3); a first and a second pad situated on the laminate circuit board, (for example, see elements 18, Figs 1-3) the first pad being connected to the first terminal and the second pad being connected to the second terminal(for example, see elements 20,18 Figs 1-3), a solder mask trench (for example, see trench defined by elements 26, Figs 1-3) situated underneath the surface mount component, wherein a solder mask trench is situated over a top surface of the laminate circuit board(for example, see elements 26, 16, Figs 1-3), wherein a bottom surface of the surface mount component and the top surface of the laminate circuit board form a moldable gap(for example, see elements 34,

Figs 1-3) the moldable gap including the solder mask trench(for example, see elements

Art Unit: 2841

34,26,32 Figs 1-3), wherein the moldable gap and the solder mask trench facilitate a flow of a molding compound underneath the surface mount component.

Anderson et al does not expressly disclose wherein the solder mask trench is filled with the molding compound.

Skipor et al discloses an apparatus wherein the solder mask trench is filled with the molding compound(for example, see elements 30,13,16 Figs 1-3).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the molding compound to fill the solder mask trench as taught by Skipor et al in the apparatus as taught by Anderson et al as molding compound tend to improve the connection reliability between the component and the circuit board(see Skipor et al, column 3, line 1- column 4, line 10)

Regarding claim 3, Anderson et al discloses the instant claimed invention except wherein the moldable gap is filled with the molding compound.

Skipor et al discloses an apparatus wherein the moldable gap is filled with the molding compound (for example, see elements 30,13,16 Figs 1-3).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the molding compound to fill the moldable gap as taught by Skipor et al in the apparatus as taught by Anderson et al as molding compound tend to improve the connection reliability between the component and the circuit board, as well as, to facilitate thermal dissipation from the component.

Art Unit: 2841

Regarding claim 4, Anderson et al discloses further comprising an overmold, the overmold being situated over the surface mount component (for example, see column 2, lines 11-17, Figs 1-3).

Page 4

Regarding claim 5, Anderson et al discloses wherein the surface mount component is selected from the group consisting of a resistor, a capacitor, an inductor, a diplexer, a diode, and a SAW filter (for example, see elements 10, Figs 1-3, see columns 1-8)

Regarding claim 6, Anderson et al discloses wherein the moldable gap has a height of between approximately 45.0 micrometers and 65.0 micrometers (for example, see elements 34, Figs 1-3).

Regarding claim 7, Anderson et al discloses wherein the overmolded module is an MCM(for example, see elements 10, Figs 1-3, see columns 1-7).

Regarding claim 9, Anderson et al discloses a module comprising-.

a surface mount component situated over a laminate circuit board(for example, see elements 10,16, Figs 1-3), the surface mount component comprising a first terminal and a second terminal(for example, see elements 20, Figs 1-3); a first and a second pad situated on the laminate circuit board(for example, see elements 18, Figs 1-3), the first pad being connected to the first terminal and the second pad being connected to the second terminal, (for example, see elements 18,20 Figs 1-3);

a moldable gap situated underneath the surface mount component, the moldable gap comprising a solder mask trench(for example, see elements 34, Figs 1-3), wherein the solder mask trench is situated over a top surface of the laminate circuit board (for example, see elements 26, 16, Figs 1-3), wherein the moldable gap and the solder

Application/Control Number: 10/623,243

Art Unit: 2841

mask trench facilitate a flow of a molding compound underneath the surface mount component(for example, see elements 34,26,32 Figs 1-3).

Anderson et al does not expressly disclose wherein the solder mask trench is filled with the molding compound.

Skipor et al discloses an apparatus wherein the solder mask trench is filled with the molding compound(for example, see elements 30,13,16 Figs 1-3).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the molding compound to fill the solder mask trench as taught by Skipor et al in the apparatus as taught by Anderson et al as molding compound tend to improve the connection reliability between the component and the circuit board(see Skipor et al, column 3, line 1- column 4, line 10)

Regarding claim 10, Anderson et al discloses the instant claimed invention except wherein the moldable gap is filled with the molding compound.

Skipor et al discloses an apparatus wherein the moldable gap is filled with the molding compound (for example, see elements 30,13,16 Figs 1-3).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the molding compound to fill the moldable gap as taught by Skipor et al in the apparatus as taught by Anderson et al as molding compound tend to improve the connection reliability between the component and the circuit board, as well as, to facilitate thermal dissipation from the component.

Application/Control Number: 10/623,243

Art Unit: 2841

Regarding claim 11, Anderson et al discloses further comprising an overmold, the overmold being situated over the surface mount component (for example, see column 2, lines 11-17, Figs 1-3).

Regarding claim 12, Anderson et al discloses wherein the overmold comprises the molding compound (for example, see column 2, lines 11-17, Figs 1-3).

Regarding claim 13,Anderson et al discloses wherein the moldable gap has a height of between approximately 45.0 micrometers and 65.0 micrometers(for example, see elements 34, Figs 1-3).

Regarding claim 14, Anderson et al discloses wherein the surface mount component is selected from the group consisting of a resistor, a capacitor, an inductor, a diplexer, a diode, and a SAW filter (for example, see elements 10, Figs 1-3, see columns 1-8).

Regarding claim 15, Anderson et al discloses wherein the overmolded module is an MCM(for example, see elements 10, Figs 1-3, see columns 1-8).

Regarding claim 16, Anderson et al discloses a module comprising:

a surface mount device situated over a laminate circuit board(for example, see
elements 10,16, Figs 1-3), the surface mount device comprising a plurality of
terminals(for example, see elements 20, Figs 1-3);a plurality of pads situated on the
laminate circuit board(for example, see elements 18, Figs 1-3), each of the plurality of
pads being connected to a respective one of the plurality of terminals(for example, see
elements 20,18, Figs 1-3);

a solder mask trench situated underneath the surface mount device(for example, see elements 34, 10, Figs 1-3), wherein the solder mask trench is situated over a top

Application/Control Number: 10/623,243

Art Unit: 2841

surface of the laminate circuit board(for example, see elements 26, 16, Figs 1-3), wherein the moldable gap and the solder mask trench facilitate a flow of a molding compound underneath the surface mount component(for example, see elements 34,26,32 Figs 1-3).

Anderson et al does not expressly disclose wherein the solder mask trench is filled with the molding compound.

Skipor et al discloses an apparatus wherein the solder mask trench is filled with the molding compound(for example, see elements 30,13,16 Figs 1-3).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the molding compound to fill the solder mask trench as taught by Skipor et al in the apparatus as taught by Anderson et al as molding compound tend to improve the connection reliability between the component and the circuit board(see Skipor et al, column 3, line 1- column 4, line 10)

Regarding claim 18, Anderson et al discloses wherein the surface mount device is a leadless surface mount device (for example, see elements 10, Figs 1-3, see columns 1-7).

Regarding claim 19, Anderson et al discloses wherein the surface mount device comprises at least one component, the at least one component being selected from the group consisting of an active component and a passive component (for example, see elements 10, Figs 1-3, see columns 1-7).

Regarding claim 20, Anderson et al discloses wherein the overmolded module is an MCM (for example, see element 10, Figs 1-3).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dameon E. Levi whose telephone number is (571) 272-2105. The examiner can normally be reached on Mon.-Fri. (9:00 - 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (571) 272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Dameon E Levi Examiner Art Unit 2841

DEL

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800